FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5988 Discussions

Intel P tile PCIE avmm for Stratix 10DX device

10
Beginner
376 Views

Hi ,

   I integrated P tile PCIE avmm with  4 DDR memory. I am having doubt on connections in platform designer.

PCIe parameters: 

gen3x16 is used with end point mode.

i am not getting proper utilization for my design.

can you please look into my connection is that correct or not ?

Thanks in advance

0 Kudos
3 Replies
BoonT_Intel
Moderator
357 Views

Hi 10,

With the screenshot, it is hard to look on it and understand in full picture. Perhaps you should attach the platform designer file (.qsys).

By the way, you can look on the existing reference design (PCIe-DDR4) and compare it with your design?

https://fpgacloud.intel.com/devstore/platform/18.1.0/Pro/pci-express-gen3-x16-avmm-dma-with-ddr4-mem...

Lastly, I can see you connect the emif_usr_clk to an IOPLL ref clock, this is looks like PLL cascading, I am wonder fitter allow you to pass the compilation?


10
Beginner
335 Views

Hi

thanks for the reply.

i will share my qsys file and please check it out if any changes mention it

 

Thanks in advance

BoonT_Intel
Moderator
324 Views

Hi Sir,

What is the quartus version that you using? I am unable to open it, I think I need to use the same quartus version to open your qsys file.

Anyway, do you have a chance to look at the reference design? I think you should refer to the reference design first. Thanks.


Reply