FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

Interfacing SGDMA with custom component

Altera_Forum
Honored Contributor II
‎09-06-2014 11:14 AM
881 Views

I am using the "using triple speed Ethernet" with DE2-115 board tutorial, and trying to connect my own component directly to SGDMA using Q-sys. 

SGDMA is operating in stream to memory mode and my component is connected as a memory mapped slave to the m_write interface of the SGDMA. 

My component successfully receives data but there is a problem with synchronization; the "write" signal of the "m_write" interface is not being asserted with write operation. 

When I connect the same component to the nios2 data master as a memory mapped slave and write to its address It works perfectly fine.  

I have tried to find a timing diagram for the SGDMA to understand how the m_write interface works but could not find it. 

 

Thank you a lot
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.