FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
All support for Intel NUC 7 - 13 systems has transitioned to ASUS. Read latest update.
6313 Discussions

LPDDR3 Calibration sometimes not completing Arria 10

KCMurphy
New Contributor II
403 Views

We have a board design with an Arria 10 and a single Micron LPDDR3 IC.  Mostly it works.  But on occasion, the device comes out of reset with the EMIF PLLs locked, but neither cal_success nor cal_fail indicated.  The EMIF is not functional at this time. 

 

This may happen after a board reset from a working condition.

 

Under software control, the EMIF global_reset_n line can be puled low, but this does not fix the issue.  A board reset of the Arria also does NOT fix the problem once this mood is entered, only a power-cycle of the board does.

0 Kudos
3 Replies
AdzimZM_Intel
Employee
376 Views

Hi KCMurphy,


Is the EMIF IP has been setup with correct parameter by referring to memory datasheet and board simulation?


Is the design has fully constrained?


Are you able to see similar behavior with other board if applicable?


Regards,

Adzim


0 Kudos
KCMurphy
New Contributor II
368 Views

We believe this was a power sequencing issue.  If we hold the EMIF interface in reset until our controller releases it, the calibration proceeds correctly.

0 Kudos
AdzimZM_Intel
Employee
309 Views

Hi KCMurphy,


The emif user reset should be released after the calibration is finished to avoid interruption during the calibration process.


I now transition this thread to community support. If you have any further question, please login to 'https://supporttickets.intel.com’, view details of desire request, and post a feed/response within the next 15 days to allow to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up question.


0 Kudos
Reply