FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
公告
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 讨论

MAX10, Reading and Writing to the flash

Altera_Forum
名誉分销商 II
1,470 次查看

Tools> Qsys > Basic Functions > On-chip Memory > Altera Onchip Flash 

 

It will generate the verilog files once you go through selecting how you would like to configure the flash.
0 项奖励
5 回复数
Altera_Forum
名誉分销商 II
557 次查看

Altera has put several videos on YouTube about the MAX 10. Several deal with the flash. Essentially, you add a component for it to your QSYS system. It is particular to the MAX 10.

0 项奖励
Altera_Forum
名誉分销商 II
557 次查看

The video says to use the Quartus GUI to add Avalon-MM but it gives no instruction as to how one goes about actually creating and incorporating the module.

0 项奖励
Altera_Forum
名誉分销商 II
557 次查看

Both Altera and Terasic have videos on how to use QSYS. I've seen them with QSYS as the top level module and with QSYS integrated with other modules. They were made for FPGAs but the process is the same for the MAX 10, you just need to use the MAX 10 flash component.  

 

There are also step by step written instructions available on the Altera web site.
0 项奖励
Altera_Forum
名誉分销商 II
557 次查看

Do you have a link to the video/step by step instructions?

0 项奖励
Altera_Forum
名誉分销商 II
557 次查看

I was able to get the ip core in my file

0 项奖励
回复