FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

MIPI agilex 5

MehdiLaaboudi
Beginner
768 Views

Hi,

 

We are trying to connect a camera to the DPHY and CSI-2 on agilex 5 but we keep getting SoTSync errors and no signal output on the AXI stream from the CSI-2 IP. What would you suggest to fix this issue ?

 

Best,

Labels (1)
0 Kudos
4 Replies
Wincent_Altera
Employee
715 Views

Hi,


  1. May I know are you using design example generated from IP catalog ? or it is custom design ?
  2. What is the device you are using ? modular devkit or premium ?
  3. About the sotsync errors , can you show me more so that i can more visualize the error that you are seeing ? for example error log, signaltap or any error message printscreen.


Regards,

Wincent_Altera


0 Kudos
Wincent_Altera
Employee
678 Views

Hi,

I wish to follow up with you about this case.

Hoping to hear back from you so that we can proceed for next step.

Regards,

Wincent_Altera


0 Kudos
Wincent_Altera
Employee
641 Views

Hi,

As we do not receive any response from you on previous question/reply/answer that we provided. Please login to “https://supporttickets.intel.com/s/?language=en_US’, view details of desire request, and post a feed/response within net 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on follow-up questions.

Regards,

Wincent_Altera


0 Kudos
shimingfei
Beginner
523 Views

We have the same issue , 

Continuously detected ErrSotSyncHs, and try to modify rx mipi timing config ,
But it didn't have any effect.shimingfei_0-1742782423104.pngshimingfei_1-1742782443033.png

 

0 Kudos
Reply