FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

Memory DDR3

Altera_Forum
Honored Contributor II
812 Views

Hello , 

 

The problem I have with DDR3 memory .I have Cyclone V and memory MT41K128M16-107 , it is an external system with a different processor . 

With Semiconductor intellectual property core utilizes a block DDR3 . Dating I set parameters according to the Documentation. 

 

PLL_REF_CLK - 100 

MHzMemory clock speed - 300 MHz 

PLL reference clock frequency - 100 MHz 

 

Here I have a question I have a problem because I get the data from the frequency of 80 MHz , but Controller moments together draws me because waitrequest filled TO buffer .  

 

I have to use FIFO with a record of 80 MHz and read to do a level of 45 MHz - then the IS OK. 

mp_cmd_clk - set to 45 MHz . 

 

Why I can not write / read at a frequency of 80 MHz ?
0 Kudos
0 Replies
Reply