MultiChannel Serdes on CycloneIV GX problems

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

MultiChannel Serdes on CycloneIV GX problems

978 Views

Hi all,

I met a problem about multichannel(> 4 ch) serdes design on CycloneIV GX fpga.the generated ALT_GX megacore's source file include a 2-bit width pll_iclk signal,so I connect the 2-bit signal to 2 pins.but,after compile,I found that QuartusII warning says:

Warning: Design contains 1 input pin(s) that do not drive logic

Warning (15610): No output dependent on input pin "ref_clk[1]"

I'v connect eight data generate module and a alt_reconfig module to the alt_gx module ,so I think maybe somethins wrong?

thx

I attached the test project,hope somebody can help me.

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.