Multiple Avalon-MM Master connected to DDR2 SDRAM Controller

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Multiple Avalon-MM Master connected to DDR2 SDRAM Controller

960 Views

my design:

I made my design on Qsys. I have multiple components with (Avalon-MM Master) connected to the same (Avalon-MM Slave) of DDR2 SDRAM Controller with UniPHY . My components are:

* 3 Frame Buffers (read master and write master)

* 2 SGDMA

* 1 Nios II Processor (data master and instruction master)

Number of masters are: 10.

Nios program loaded into ddr2. Each frame buffers has different base addresses.

my questions:

* Is my connection with ddr2 correct ? Is there a better connection for better performance and bandwidth ?

* How to choose frame buffer base addresses ?

* How to know the origination and occupation space for ddr2 ?

Please advice me in my design.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.