FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5884 Discussions

NIOS II simulation issue - design is not loading. Need information to load the design correctly.

SUthu
Beginner
597 Views

Trying to simulate a NIOSII processor with an Avalon to AXI bridge connected to a third party IP. Getting the error "(vopt-2133) Instantiating 'cpu_pcie_master_avalon_if' has exceeded the recursion depth limit of 200." The system is generated in Qsys. Quartus Prime Pro 17.1 is the version used. What could be the issue?

0 Kudos
1 Reply
Ahmed_H_Intel1
Employee
158 Views
Hi, Please check the following links to make sure that you are following the proper process: https://www.intel.com/content/www/us/en/programmable/support/support-resources/design-examples/intel... https://www.youtube.com/watch?v=Jw3rr76QEIc I hope this help you. Regards.
Reply