FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Need better understanding of HPC/DDR usage

Altera_Forum
Honored Contributor II
‎12-01-2010 11:29 PM
1,067 Views

I am using the native interface of the HPC for a DDR external memory.  

The HPC is set to half rate and I set the local_size to a hard coded 1 for a burst length of four.  

 

It is unclear to me about the use of the local interface pins.  

When writing a burst of data, I assume that I apply the address on the local_address pins, and assert local_write_req. When local_wdata_req asserts, I apply my data. What I don't get is this: When local_wdata_req stays asserted, when do I update the local_address? Do I update it every clock cycle are every 4 clock cycles? 

 

Thanks in advance for your consideration.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.