FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5886 Discussions

ODT output Cyclone III HPCII DDR2

Altera_Forum
Honored Contributor II
779 Views

Is the ODT output (mem_odt) required? If the DDR2 chip(s) are on-board terminated and not used in banks can the mem_odt input be simply grounded? If the Altera HPC needs to drive it, can it be on another IO bank (at the same voltage)? Would really like to use the two PLL output pins as a PLL output and using ODT gives me one-too-many to allow that.

0 Kudos
0 Replies
Reply