FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

ODT output Cyclone III HPCII DDR2

Altera_Forum
Honored Contributor II
‎04-19-2011 09:34 PM
1,045 Views

Is the ODT output (mem_odt) required? If the DDR2 chip(s) are on-board terminated and not used in banks can the mem_odt input be simply grounded? If the Altera HPC needs to drive it, can it be on another IO bank (at the same voltage)? Would really like to use the two PLL output pins as a PLL output and using ODT gives me one-too-many to allow that.

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.