FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

Output Latency for Integer Arithmetic Megacore at Cyclon Family

Altera_Forum
Honored Contributor II
844 Views

I do not know what Output Latencies are valid for a Cyclon V Device for the Interger Arithmetic Megacore Functions, so I used the worst case values I found in the User Guide for pipelining the functions.  

Has anybody some hints, how I can find out the correct / optimized values for the Cyclon Family?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
94 Views

 

--- Quote Start ---  

I do not know what Output Latencies are valid for a Cyclon V Device for the Interger Arithmetic Megacore Functions, so I used the worst case values I found in the User Guide for pipelining the functions.  

Has anybody some hints, how I can find out the correct / optimized values for the Cyclon Family? 

--- Quote End ---  

 

 

pipelining the core is not matter specific to a device. You have options of pipeline from 0 to whatever and you choose whatever helps your design achieve speed. If you start with a pipeline of 1 and it failed timing at the core then go up to 2 and so on.
Reply