FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5914 Discussions

PCI-E IP Core Simulation

Altera_Forum
Honored Contributor II
794 Views

After I generate PCI-E IP core root port in QuartusII 9.1 SP2 , How can I start Medelsim function simulation? 

I mean that which files should be added into the simulatin project? 

BTW: under my project folder, there are following folders: 

\db 

\work 

\pci_express_compiler-library 

\pcie_core_examples\common\testbench 

.................\incremental_compile_module 

.... \rootport\db 

..................\testbench 

 

Should I add copy all files under \rootport\testbench\ and \common\testbench\ to single fold?
0 Kudos
0 Replies
Reply