FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5875 Discussions

PCI-E gen3 HIP simulation

Altera_Forum
Honored Contributor I
785 Views

Hi 

 

I am having some trouble while simulating the PCI-E gen3 design. As mentioned in the User guide. 

 

1. I ran modelsim 

2. source msim_setup.tcl 

3. ld 

 

while compiling the files modelsim shows the following errors: 

1. faild to open info file "/_info" in read mode 

2. Module 'stratix_hssi_gen3_pcie_hip' is not defined 

 

I generated pcie files using Quartus 12 and i am using modelsim 10.1 

 

Thanks
0 Kudos
2 Replies
Altera_Forum
Honored Contributor I
86 Views

I believe you have to use Q12.0sp1 

Q12.0 still doesn't have BFM in.
Altera_Forum
Honored Contributor I
86 Views

I am also facing the same problem with Quartus 12.0 sp1. 

For the ip generated through megawizard for verilog, I ran vsim in the <ep>_sim/mentor directory 

 

source msim_setup.tcl in vsim 

ld_debug 

 

and I see simulation exiting with errors like 

instantiation of stratixiv_hssi_gen3_tx_pcs_encrypted failed. The design unit was not found. 

 

where can find this module? 

 

 

Alternately, I generated vhdl version of the PCIe core gen 3 and executing the same command ld_debug yielded this error. 

 

Fatal error in a protected context. 

Time 0 ps Iteration Protected: /ep_g3_x8_avl_256_a_s5_inst/<protected> File: nofile 

FATAL ERROR while loading design 

 

Any ideas/solutions about VHDL simulation failure would be highly appreciated. 

 

Thanks, 

Fasahat
Reply