FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

PCIE Address Translation

Altera_Forum
Honored Contributor II
‎03-21-2017 03:05 PM
1,210 Views

The translation registers in the PCIe controller, which translates the requests from the SGDMA controller to PCIe 64 bit address bus requests, and hence, memory accesse requests in the CPU memory.  

If they are set wrong, we may not be doing DMA transfers to the physical address . 

 

 

It looks like the A2P_ADDR_SPACE0 field should be set to 0x01. 

 

 

Can you please let me know if this configuration is right?
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.