Community
cancel
Showing results for 
Search instead for 
Did you mean: 
CLeon14
Beginner
130 Views

PCIE IP nINIT_DONE signals.

I am using Stratix10 PCIE IP

I change to a newer Quartus version 19.4 pro and I found there is additional input signal for this IP. The signal name is ninit_done. Where should I connect this signal?

0 Kudos
1 Reply
SengKok_L_Intel
Moderator
73 Views

Hi,

 

You can find the ninit_done signal (output signal) from the Reset Release Intel FPGA IP. You need to instantiate this IP in your design to reset the user logic.

 

Regards -SK

Reply