PCIE IP nINIT_DONE signals. - Intel Community

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

PCIE IP nINIT_DONE signals.

289 Views

I am using Stratix10 PCIE IP

I change to a newer Quartus version 19.4 pro and I found there is additional input signal for this IP. The signal name is ninit_done. Where should I connect this signal?

Link Copied

1 Reply

232 Views

Hi,

You can find the ninit_done signal (output signal) from the Reset Release Intel FPGA IP. You need to instantiate this IP in your design to reset the user logic.

Regards -SK

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.