FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

PCIE for Arria 10 GX dev kit

CLeon14
Beginner
‎02-29-2020 01:40 AM
922 Views

I created a PCIE Gen3 x8 AVLMM design for Arria 10 GX dev kit. I am facing problem to assign the pin location assignment for the TX and RX pin. Do you have the TX/RX pin location assignment for the dev kit? TQ

0 Kudos

Link Copied

1 Reply
BoonT_Intel
Moderator
‎03-02-2020 08:12 AM
799 Views

Hi Sir,

There are fews PCIe designs targeting the A10 GX Dev kit from design store.

https://fpgacloud.intel.com/devstore/platform/?acds_version=any&ip_core=PCIExpress&family=arria-10&board=14

 

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.