I created a PCIE Gen3 x8 AVLMM design for Arria 10 GX dev kit. I am facing problem to assign the pin location assignment for the TX and RX pin. Do you have the TX/RX pin location assignment for the dev kit? TQ
There are fews PCIe designs targeting the A10 GX Dev kit from design store.
For more complete information about compiler optimizations, see our Optimization Notice.