FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6585 Discussions

PCIe AXI Streaming IP Packet Header Slot Number Details

Muneet
Beginner
377 Views

Is the Slot Number information provided in the PCIe header (AXI Streaming IP, Document ID: 790711) the same as the Physical Slot Number of Slot Capabilities Register [31:19] defined in the PCIe Base Specification?

Muneet_0-1742128969446.png

 

 

 

 

 

0 Kudos
7 Replies
Wincent_Altera
Employee
307 Views

Hi,


Both are not define the same thing, Slot Number in the PCIe header and the Physical Slot Number in the Slot Capabilities Register serve different purposes within the PCIe architecture. The former is used for transaction routing and identification, while the latter is used for system management and configuration.


Regards,

Wincent


0 Kudos
Muneet
Beginner
281 Views

"The former is used for transaction routing and identification," which can be achieved by Bus and Device numbers or using the Address mapping to BAR. How does this field differ from them? Could you provide more details?

0 Kudos
Wincent_Altera
Employee
256 Views

Hi ,

Detail about the slot number, you may refer to the user guide under section 6.3.3 

Wincent_Altera_0-1742427382895.png

let me know if you need further clarification.

Regards,
Wincent_Altera

 

0 Kudos
Wincent_Altera
Employee
194 Views

Hi,

I wish to follow up with you about this thread. Do you have any further questions on this matter ?


Regards,

Wincent_Altera


0 Kudos
Wincent_Altera
Employee
176 Views

Hi,

As we do not receive any response from you on previous question/reply/answer that we provided. Please login to “https://supporttickets.intel.com/s/?language=en_US’, view details of desire request, and post a feed/response within net 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on follow-up questions.

Regards,

Wincent_Altera


0 Kudos
Muneet
Beginner
156 Views

Hi Wincent,

Thanks for your response.

How will the mapping of these end-points based on slot number be done? Is it handled by the main system in the Hierarchy (Root Port) or by the user through user-defined interfaces?

0 Kudos
Wincent_Altera
Employee
149 Views

Hi Muneet,

For example if you are using D-state you write the slot number accordingly to the bit
https://www.intel.com/content/www/us/en/docs/programmable/790711/24-3-1/d-state-sts.html

You may refer other register name in section 7 as well.


Regards,

Wincent

0 Kudos
Reply