FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

PCIe IP information needed & provided!!

Altera_Forum
Honored Contributor II
‎03-26-2008 07:44 AM
919 Views

Hi, 

 

I'm writing a message to ask if someone could put an schema of the signals we have to connect, especially for the input clocks, to the alt2gxb for a PCIe 1.1 link. Does the alt2gxb work without any digital/analog reset as it's suggested in the minimal version of it? 

 

The documentation isn't very clear and apparently, Altera Support are not very motivated to answer me. 

 

In exchange of some info I can lead someone who needs into the entire process of coding a complete PCIe IP (I've done a 1x and 4x) and I can help with the XIO1100. 

 

Thanks 

 

Marc
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.