FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6559 Discussions

PCIe P-Tile Flow Control

anat
Beginner
732 Views

Hi Team,
In the PCIe P-Tile TX flow control, user guide says "internally generated TLPs also consume FC credits" Page 72. My questions are 
1.How does the user application know how muche credits consumed internally?
2.What will be the impact of this internal unit consumtion on the TDM tx_cdts_limit_o interface, should we expect a decrease in credits, or advertized credits remains same?
3. Can the PCIe IP manage this internal credits consumption or the user application should account this as well while calculating the available credits?

4.In the case of RX flow control, instead of the number of credits, flow control is defined in terms of Number of TLPs. Any examples for this conversion while calculating available credits?

 

0 Kudos
1 Solution
Wincent_Altera
Employee
690 Views

Hi Anat,


On P-tile IP, there is no handling required by user application when credit is consumed due to internally generated TLP. Just that the credit return to user is slower.

This means that HIP decrements new FC_update credits values before to pass them to the user application as TX credit limit when HIP has consumed internal credits.

In that sense user application will have less credits that once sent by PCIe link partner agent in FC_update DLLP.

For example, the RP send FC_update PD=20 and HIP had consumed 4 credits then user application will received PD=16 (TX credit limit signal) where previous TX credit limit value was PD=16 or less.


Does this acceptably answer your question?


Regards,

Wincent


View solution in original post

0 Kudos
13 Replies
Wincent_Altera
Employee
691 Views

Hi Anat,


On P-tile IP, there is no handling required by user application when credit is consumed due to internally generated TLP. Just that the credit return to user is slower.

This means that HIP decrements new FC_update credits values before to pass them to the user application as TX credit limit when HIP has consumed internal credits.

In that sense user application will have less credits that once sent by PCIe link partner agent in FC_update DLLP.

For example, the RP send FC_update PD=20 and HIP had consumed 4 credits then user application will received PD=16 (TX credit limit signal) where previous TX credit limit value was PD=16 or less.


Does this acceptably answer your question?


Regards,

Wincent


0 Kudos
Wincent_Altera
Employee
630 Views

Hi,

 

I wish to follow up with you about this case.

Do you have any further questions on this matter ?

​​​​​​​Else I would like to have your permission to close this forum ticket. Nevertheless, you can still response to the forum and I will be available to assist you.

 

Regards,

Wincent_Altera


0 Kudos
anat
Beginner
602 Views

Hi Wincent - Thank you. 
Could you clarify on the RX side FC as well, 

"4.In the case of RX flow control, instead of the number of credits, flow control is defined in terms of Number of TLPs. Any examples for this conversion while calculating available credits?"

0 Kudos
Wincent_Altera
Employee
552 Views

Hi,

in Rx flow control, perhaps you can check on 
https://www.intel.com/content/www/us/en/docs/programmable/683059/24-3/rx-flow-control-interface.html


Let me know if there is anything in the user guide that is not clear for you, or I am not answering your question accurately.

Regards,
Wincent_Altera

0 Kudos
Wincent_Altera
Employee
487 Views

Hi,

 

I wish to follow up with you about this case.

Do you have any further questions on this matter ?

 

Regards,

Wincent_Altera


0 Kudos
anat
Beginner
470 Views

Hi,

How to advertize infinite credits for RX interface for CPL?


0 Kudos
Wincent_Altera
Employee
467 Views

Hi ,

 

The information for infinite credits for CPL, you may refer to

https://www.intel.com/content/www/us/en/docs/programmable/683059/24-3/completion-buffer-size.html

Regards,
Wincent_Altera

0 Kudos
anat
Beginner
437 Views

Hi,
This section does not explain completion buffer size with respect to rx flow control interface. My question is, I need to advertize infinite credits for RX CPL, then what is the value I should transfer in the "rx_buffer_limit_i[11:0]" interface. I'm using Gen4 1x8 mode.

0 Kudos
Wincent_Altera
Employee
409 Views

Hi,


Please allow me to have sometime to check on your queries in previous reply.

Will get back to you once I found any related information.


Regards,

Wincent_Altera


0 Kudos
anat
Beginner
293 Views
0 Kudos
Wincent_Altera
Employee
290 Views

Hi ,


I still checking with our design team, it might take sometime.
I will raise this ticket level as top priority, hope can get the feedback soon.

Sorry for keep you waiting.


Regards,
Wincent_Altera

0 Kudos
Wincent_Altera
Employee
88 Views

Hi Anat, 

Sorry for keep you waiting.
If for R-tile , there is features where user can sends a value of zero on the rx_buffer_limit_i during CPL timeslot.
BUT, for P-tile those features is not available.

Wincent_Altera_0-1741612692972.png

But, CPL credit advertised to the link partner by P tile during flow control initialization is infinite if refer to the user guide

value passed by the rx_buffer_limit* interface signal will not affect the value of credit advertised by the HIP to the link partner, the Hip will only initialize credit to the link partner according to the value in the screenshot above, and periodically advertise the credit to the link partner in accordance with the TLP received. 


Hope that clarified.


Regards,
Wincent_Altera

0 Kudos
Wincent_Altera
Employee
42 Views

Hi,

 

I wish to follow up with you about this case.

Do you have any further questions on this matter ?

​​​​​​​Else I would like to have your permission to close this forum ticket. Nevertheless, you can still response to the forum and I will be available to assist you.

 

Regards,

Wincent_Altera


0 Kudos
Reply