FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6565 Discussions

Problem in implementation of Image Resizer

Altera_Forum
Honored Contributor II
1,399 Views

Hi, I wish to implement the following scaler IP from Altera. 

http://www.altera.com/support/examples/dsp-builder/exm-scaler.html 

 

I followed the steps in the following readme text to use the Image Resize example. 

ftp://ftp.altera.com/outgoing/download/support/examples/scaler-readme71.txt 

 

I have also installed DSP Builder 7.2 and Quartus II 7.2 

However, when i run simulation, I encountered this error 

Error reported by S-function 'sGeneric' in 'example/scaler': 

An error occurred whilst loading the Cycle Accurate IP / HDL Import simulation netlist DSPBuilder_example_import\scaler.vo. Please regenerate the corresponding block. 

 

Furthermore, when I tried to open the scaler block, I had this error 

"Error evaluating 'OpenFcn' callback of MegaCore AlteraBlockset block (mask) 'example/scaler'. Error using ==> testscan 

First input can not be empty. 

 

Please advise me on this. Thank you. I hope to be able to generate the output video from this resizer using the tools.
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
705 Views

Hi mobiusx, 

 

I think the models online are for 7.1, therefore, not quite compatible with your 7.2. However, the model looks like a pretty simple one and shouldn't be too hard to upgrade to 7.2... Please feel free to ask if you need help.
0 Kudos
Altera_Forum
Honored Contributor II
705 Views

Please find the updated model for 7.2.  

 

Hope this helps.
(Virus scan in progress ...)
0 Kudos
Altera_Forum
Honored Contributor II
705 Views

thanks alot! for that updated example 

I have tried it out but the problem is that it has been scaling for more than 12 hours. 

Does it take that long to do so?
0 Kudos
Reply