FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5990 Discussions

Quartus can't compile Qsys Nios II project

yusufbas
Novice
280 Views

I made a Qsys project for nios ii cpu, generated it, insantiated it in my top level entity (VHDL) but it gives "sld_hub:auto_hub" error. I can't understand Intel's solution. Any help will be appreciated!

0 Kudos
0 Replies
Reply