FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6381 Discussions

Quartus fit cannot place periphery error PCIe PIPE direct mode

ASiu0
Beginner
716 Views

Hi,

 

OS: Win 11 Pro

Quartus: Prime Pro 22.4.0 Build 94

EVB: Agilex I-series (DK-DEV-AGI027RES)

 

I intend to build a  PCIe solution by connecting my self-developed PCIe controller to Agilex R-tile PCIe IP in PIPE direct mode. When I generate the bit stream Quartus prompt an error "The Fitter cannot place 3 periphery component(s) ..". I check my pin assignment with the "pipe_ed" example design of Agilex development board (agilex_agib027r29a1e2vr3_fpga_revb_v22.4b94_v1.1) download from Altera web-site and could not find any error. I stuck in this situation for more than 1 week.

 

Please provide some advice for fix the issue.

 

Attach herewith a zip file contain *.sv, *.rpt file and *.qsys for your kind reference.

BR,

Albert

0 Kudos
4 Replies
skbeh
Employee
599 Views

Hi Albert Siu

Apologize for the late respond.


Here I've attached a demo design which PIPE interface that also targeting AGIB027R29A1E2VR0, this design can compile successfully in Quartus 22.4. You can use it as reference and compare it with your design.


Hope this helps.


0 Kudos
skbeh
Employee
594 Views
0 Kudos
skbeh
Employee
594 Views

Attached the design.

0 Kudos
ASiu0
Beginner
559 Views

I will reference to your demo design and update my code to test again.

 

Thx.

0 Kudos
Reply