Quetion for the LVDS at transmitter side

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Quetion for the LVDS at transmitter side

987 Views

Dear Sir,

I have a question about the option as the attached file, when

using MegaWizard to create a LVDS for tx. What is the option

for? Thanks.

It will cause an error in my design as below.

Error: Output port "DATAOUT" of DDIO_OUT WYSIWYG "altlvds_tx_top:altlvds_tx_top|altlvds_tx:altlvds_tx_component|altlvds_tx_top_lvds_tx:auto_generated|altlvds_tx_top_ddio_out:ddio_out|ddio_outa_0" has invalid signal-splitter fan-outs.

Regards,

Peter Chang

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.