FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6356 Discussions

Reed-Solomon IP control signal

Altera_Forum
Honored Contributor II
903 Views

hello everyone: 

I use reed-solomon IPcore when I encounter problems. 

I dont konw how to generate the "source_ena" signal,which is a data output enable signal.I have read the reed-solomon compiler user guide ,but still a litte confused ,I dont konw how to set the "source_ena"signal.I just want to use the R-S IP correctely.please give me some directions,thank you.
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
201 Views

soure_ena must be set '1' or controlled by the part which is used to receive or catch the output of the R-S modle. 

That 's it.
0 Kudos
Reply