Reference design to test MSI-x interrupt using Altera's PCIe AVMM IP Core.

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Reference design to test MSI-x interrupt using Altera's PCIe AVMM IP Core.

1,051 Views

Hello All,

I have successfully enumerated PCIe and I can see PCIe device.I have also performed read/write operation using DMA with PCIe root port.I have also tested legacy interrupt functionality.Now I am looking for the reference design to test MSI-x interrupt functionality.I found one reference design on altera wiki.However it is not working.Using signal tap, I figured out that custom component used to store MSI-x address and data in the design generates write request successfully when it receives interrupt i.e Avalon Master interface of the custom component works fine.However my linux driver doesn't get any interrupt.

Would someone please help me to resolve this issue or provide some reference design to verify or test MSI-x interrupt functionality?

Thank in advance,

Krupesh

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.