FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5984 Discussions

Report DDR timing report - negative slack meaning

MPerg
Beginner
1,213 Views

Hello,

I'm using Arria10 FPGA with 2 DDR controllers:

One is connected to HPS and the other is connected to FPGA logic.

When I run TimeQuest analysis I get under report DDR report negative slack on "Memory calibration" line under two reports:

1. DQS gating

2. Write Leveling

Attached screenshots and report DDR report.

 I would like to be sure it's OK before we get this board to production.

What is the meaning of the slack?

0 Kudos
1 Reply
BoonT_Intel
Moderator
173 Views

Hi Sir,

 

The negative value on the "memory calibration" is expected and ok as long as the final (sum up) value is positive (last row) - for your first screenshot, it is "Final write leveling margin".

In conclusion, the timing is ok as long as you do not receive critical warning said "DDR timing not met" in quartus timing report.

 

Hope this helps😃

Reply