FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5886 Discussions

SDRAM controller for DE0-nano

Altera_Forum
Honored Contributor II
1,392 Views

Hi, 

 

I wish to add an SDRAM memory controller in qsys for the Cyclone IV E on a DE0-nano development board. It states that the DE0-nano board has 32 MB of SDRAM. When I add the controller, I am not sure which parameters to select like architecture, address width etc. Would anybody know this? Thanks in advance
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
147 Views

The DE0-nano CD-ROM from Terasic has an example, as does the zip file I provided for you in this thread ... 

 

http://www.alteraforum.com/forum/showthread.php?t=45927 

 

Cheers, 

Dave
Reply