FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5875 Discussions

SGDMA has corrupted read data in 8-bit operation

Altera_Forum
Honored Contributor I
785 Views

I'm using the sgdma with 32-bit aligned read buffers as recommended but I still get corrupted read data. I haven't found any known issues about 8-bit operation. Does anyone know if 8-bit operation works? It seems to work for many transfers but not all as if the starting address affects it. 

 

Thanks
0 Kudos
5 Replies
Altera_Forum
Honored Contributor I
81 Views

 

--- Quote Start ---  

I'm using the sgdma with 32-bit aligned read buffers as recommended but I still get corrupted read data. I haven't found any known issues about 8-bit operation. Does anyone know if 8-bit operation works? It seems to work for many transfers but not all as if the starting address affects it. 

 

Thanks 

--- Quote End ---  

 

 

What interface are you transferring the data over? 

 

I had terrible problems with holes in DMA'd data (from my dma engine) across the PCIe bus in Q 11.X with a memory mapped avalon interface. 

 

Q12.0 fixed the problem (although the Q12.0 qsys component editor's badly broken so I'd recommend Q12.1 ). 

 

 

Nial
Altera_Forum
Honored Contributor I
81 Views

If the data is coming from, or being verified by, a nios cpu, are you sure the data cache isn't affecting things?

Altera_Forum
Honored Contributor I
81 Views

GZoinker - Thanks for the suggestion. I was monitoring the read data directly (via SignalTap) going into the DMA so I know the data is bad from the start. 

 

dsl - I think you may have got the answer! I'll check it out. Thanks!
Altera_Forum
Honored Contributor I
81 Views

Everyone gets caught out by the lack of cache coherency! 

(except those of us who only use tightly coupled memory and no data caches)
Altera_Forum
Honored Contributor I
81 Views

Thanks dsl, clearing the cache has cleared things up! 

 

Cheers 

Greg
Reply