FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6582 Discussions

Sss_*x_buf_size

Altera_Forum
Honored Contributor II
‎07-27-2011 07:14 AM
975 Views

Hello,  

I'm doing a ethernet application to comunicate with nios II system. My board is a Nios II development board Stratix II (EP2S60F672C3N ) version. 

 

The NIOSII firmware is a modified simple socket server (works over lan91c111). In this way, i need to know what depends the value of SSS_*X_BUF_SIZE... 

The default value is 1500 but it's possible increase it. what is the max value? or what is the issue that depends this value???? 

 

 

Thanks for your reply  

 

Pd.sorry if this subject is done before but i was looking for and i didn't find it. 

Pd2. I'm not sure that is placed in the right place.
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.