FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Stratix 10 E-tile Transceiver Native PHY : What is defination of PMA adaptaion parameters?

s10user
Beginner
‎03-05-2023 10:47 PM
377 Views

Please give help to  know the defination of PMA adaptation paramters .

GS1,GS2,RF_B1,RF_B0,RF_A,RF_P2,RF_P1,RF_P0,RF_B0T,RF_P1_MAX,etc.

 

 

There is link fault on low data rate (2.4Gbps~4.98Gbps,9.8Gbps can link up),the signal rx_is _lockedtodata could not  assert stably, So which reasons could make the link fault?

And whether does it has some help to link fault by  adjusting those PMA adaption parameters manually(beacuse it  could not link up after inital adaption).

 

Thank you, BR!

 

0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.