FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5878 Discussions

Stratix 10 runs OPENCL BSP: Can't run the Timing Analyzer.Error (23031):Evaluation of Tcl script compile_script.tcl unsuccessful

DLiu5
Beginner
477 Views

Our customer's PC have 96GB DRAM, when he compiles a BSP(DE10_Pro_OpenCL_BSP_18.1.1.tar.gz, provided byTerasic), it reports: (please see the log information at the end of this text). He did try to set the PC swap memory and re-compile the demos, no difference

! However, we(Terasic) try several times without meeting this issue. Please advice!

 

The log

0 Kudos
2 Replies
DLiu5
Beginner
159 Views
posted a file.
MuhammadAr_U_Intel
159 Views
I understand this post is identical to your post "https://forums.intel.com/s/question/0D50P00004KI2f2/stratix-10-runs-opencl-bsp-cant-run-the-timing-a..." please refer to original post for answer. Thanks, Arslan
Reply