TSE MAC and PHY loopback test for MII mode using MAX10 FPGA

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

TSE MAC and PHY loopback test for MII mode using MAX10 FPGA

289 Views

Hi,

I have downloaded TSE MAC PHY loopback test for RGMII mode using MAX10 from below Intel link and using scripts i have executed and working

https://fpgacloud.intel.com/devstore/platform/15.1.0/Standard/max-10-single-port-triple-speed-ethernet-and-on-board-phy-chip-design-example/

But I need to modify for MII interface. In the TCL script(tse_marvel_phy.tcl) i have modified PHY_HWCFG_MODE to 3 but it is not working.

Anyone Please share updated scripts for MII mode?

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.