FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6404 Discussions

TSE without internal FIFOs

Altera_Forum
Honored Contributor II
811 Views

Hi 

 

I would like to take the internal FIFOs from the tse-IP external....(for using timestamping in future) 

 

But somehow I can't get it running. I've added the qsys and my toplevel, maybe one of you can see an error in the configurations (FIFO, DMA) 

 

I especially don't know how to configure my FIFOs. I tried to increas the size, but it didn't help.
0 Kudos
0 Replies
Reply