FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6596 Discussions

TSE without internal FIFOs

Altera_Forum
Honored Contributor II
‎08-25-2014 12:14 PM
895 Views

Hi 

 

I would like to take the internal FIFOs from the tse-IP external....(for using timestamping in future) 

 

But somehow I can't get it running. I've added the qsys and my toplevel, maybe one of you can see an error in the configurations (FIFO, DMA) 

 

I especially don't know how to configure my FIFOs. I tried to increas the size, but it didn't help.
c5gt_fpga_bup_qsys.zip
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.