FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Test pattern generator from the Altera VIP suite

Altera_Forum
Honored Contributor II
‎06-25-2014 03:57 PM
1,042 Views

Hi, 

there seems to be a problem with the test pattern generator in conjunction with Quartus 13.1. 

When I run elaboration Quartus fails because the TPG component does not contain any ports. 

When I run the block symbol creator an empty block is created. 

The same TPG design does work with Quartus 13.0sp1. 

 

Jan
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.