Test pattern generator from the Altera VIP suite

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Test pattern generator from the Altera VIP suite

972 Views

Hi,

there seems to be a problem with the test pattern generator in conjunction with Quartus 13.1.

When I run elaboration Quartus fails because the TPG component does not contain any ports.

When I run the block symbol creator an empty block is created.

The same TPG design does work with Quartus 13.0sp1.

Jan

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.