FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Timing Model for Stratix IV DDR3 Controller UniPhy IP - Hyperlynx

Digital_Mike
Beginner
‎09-15-2020 02:58 PM
1,118 Views

Hi,

I am trying to Verify our "DDR3 SDRAM Controller with UniPHY Intel FPGA IP" Board setting parameters and am using Hyperlynx to in an effort to get these Board parameters.

While using Hyperlynx, I am going thru the Hyperlynx Timing Model Wizard in order to update the Timing Model for the Stratix IV device.  

Can someone send me a link to the Stratix IV timing diagrams for DDR3, or possibly have a Stratix IV timing Model (DDR3*.v) file that I can import into this wizard? I'm not able to find the timing characteristics anywhere.

Thanks

Mike

Preview file
51 KB
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.