FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6514 Discussions

Triple-Speed Ethernet IP on Cyclone V GX - GXB Reconfiguration Interface

CNiclaes
New Contributor I
76 Views

I'm integrating this IP on a Cyclone V GX device (5CGXFC3B6F23I7) using Quartus Prime 23.1std.

My configuration is:

- Core Variation: "10/100/1000-Mbps MAC with 1000BASE-X/SGMII PCS"

- Uncheck "Use Internal FIFO"

- Transceiver Type: GXB

- Enable Timestamping

- Enable SGMII bridge

 

When generated, the IP presents specific signals for transceiver reconfiguration: reconfig_togxb and reconfig_fromgxb.

 

In the documentation of the IP, it says:

"For Arria V, Cyclone V, and Stratix V designs, Altera recommends that you instantiate the Transceiver Reconfiguration Controller megafunction and connect the megafunction to the dynamic reconfiguration signals to enable offset cancellation. The transceivers in the Arria V, Cyclone V, and Stratix V designs are configured with Altera Custom PHY IP. The Custom PHY IP requires two reconfiguration interfaces for external reconfiguration controller. For more information on the reconfiguration interfaces required, refer to the V-Series Transceiver PHY IP Core User Guide and the respective device user guides."

 

My questions are:

1. What happen if I don't instantiate this reconfiguration controller?

2. What do I do with these two signals reconfig_togxb and reconfig_fromgxb if I don't instantiate the reconfiguration controller?

3. If I instantiate this controller, what are the parameters in the IP configurator:

Number of reconfiguration interfaces: 2 (ok from documentation)

Enable duty configuration: Checked or not?

Enable Analog controls: Checked or not?

Enable channel/PLL reconfiguration: Checked or not?

Enable PLL reconfiguration support block: Checked or not?

 

Thanks for support

 

 

 

 

Labels (1)
0 Kudos
0 Replies
Reply