FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Using registers to debug in SignalTap

Altera_Forum
Honored Contributor II
‎05-18-2018 05:56 PM
1,332 Views

I've been using this technique for several months, and I'm curious if anyone else does the same or if there is a better way. 

 

When I want to track a signal in SignalTap, I do the following: 

  1. Add a RegOut block to my model and give it a name like "DebugFIFODataOut". 

  2. Generate DSP Builder, Qsys, and run Synthesis 

  3. In SignalTap, search for *debugfifodataout* with filter set to Design Entry (all names). 

  4. Drill down to the busSlaveFabric_* 

  5. Insert the in_AMMregisterPortData* and in_AMMregisterPortWriteEn* 

  6. Add meaningful Aliases to the signals 

 

 

Note that you can use the write signal on the register as well as you are not actually concerned with register itself.

Link Copied

0 Replies
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.