FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5919 Discussions

Using registers to debug in SignalTap

Altera_Forum
Honored Contributor II
876 Views

I've been using this technique for several months, and I'm curious if anyone else does the same or if there is a better way. 

 

When I want to track a signal in SignalTap, I do the following: 

  1. Add a RegOut block to my model and give it a name like "DebugFIFODataOut". 

  2. Generate DSP Builder, Qsys, and run Synthesis 

  3. In SignalTap, search for *debugfifodataout* with filter set to Design Entry (all names). 

  4. Drill down to the busSlaveFabric_* 

  5. Insert the in_AMMregisterPortData* and in_AMMregisterPortWriteEn* 

  6. Add meaningful Aliases to the signals 

 

 

Note that you can use the write signal on the register as well as you are not actually concerned with register itself.
0 Replies
Reply