FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6462 Discussions

Using signed binary fractional (SBF) in HIL

Altera_Forum
Honored Contributor II
‎09-27-2011 11:18 AM
1,599 Views

Hello! 

 

In my hardwar-in-loop (HIL) design, I am trying to give input in signed binary fractional (SBF) format, which is one of the options ( also provided for IOs), available at function level. After putting the HIL block in the design and replacing all other functions, it again requires to specify some rules on I/Os. Here it only provides option for signed or unsigned. 

I could not find any way to specify the bus type as SBF in the settings before configuring the device for my HIL. I think, as a result I can not get the proper result rather it turns to 0. 

 

Please help me out!!! 

Thanks very much!!! 

Regards-
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎09-27-2011 04:44 PM
509 Views

When you select each port in the HIL GUI, there should be < and > buttons to the right of the bit width which allow you to move the binary point.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎09-27-2011 07:46 PM
509 Views

Thank you sir... great!!! 

 

dunno why couldn't recognize before.... 

once again thank you!!!
0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.