FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

VIP mixer debugging #2

Altera_Forum
Honored Contributor II
747 Views

Another issue with the VIP mixer module but in a different situation hence a separate post. 

 

I am having problems being able to display my layer2 when I have clipped my input and appropriately scaled my background layer. My sequence is: 

 

turn off all active layers (1,2) 

adjust clipper width 

set new TPG width = 2x clipper new width 

write to the TPG background color registers ** 

turn on layer 1 

pause ~ 5sec 

turn on layer 2 

 

What I am observing is that my layer one reliably turns on and is the correct size on the correct background color and the background is properly scaled. But any time that I try and turn on layer2 my pipeline stalls out and I no longer get data out.  

 

I have tried some extra delays, turning off modules then back on in logical orders but there must be something more that I'm missing. 

 

As always, suggestions are always welcome!
0 Kudos
0 Replies
Reply