FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5950 Discussions

cyclone III with ddr2, failed.

Honored Contributor II

When test my hardware, it failed to pass the ddr2 test. 


Using the Mega Wizard Generated DDR2 (HPC II) example design to test my hardware, it failed. 

Following is my steps: 

1. Following the ALTEMEPHY Design Tutorials for Cyclone III, and using signaltap, found that the pnf is always low. The timequest timing analyzer is OK. 

2. Added ctl_cal_success, ctl_cal_fail, ctl_wlat, ctl_rlat to signaltap, ctl_cal_success is ‘1’, ctl_cal_fail is ‘0’, ctl_wlat = 0x00, ctl_rlat = 0x1B. pnf still ‘0’. 

3. Add Debug Toolkit to project following the External Memory Interface Handbook, Section III Debugging. In signaltap, the ctl_cal_success = ‘0’ and ctl_cal_fail = ‘1’. 

4. Removed the Debug Toolkit from project, then the calibration success again. ctl_cal_success is ‘1’, ctl_cal_fail is ‘0’. 


FPGA is EP3C55F484C8 

Ddr2 is SAMSUNG k4t51163QG x 2  


Please help, thanks.
0 Kudos
0 Replies