FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5742 Discussions

displayport quad pixel mode

Altera_Forum
Honored Contributor I
1,134 Views

Hi everyone, 

 

i want to display a 2k video from a test pattern genarator module in to a display using display port. while configuring display port TX-pixel input mode to quad i found that 4 Hync 4 Vsync and 4 De signals are needed as input..but i have only one de hsync vsync signal from from my pattern generator. . my question is why there are 4 hsync 4 vsync and 4 de signal if i select quad pixel at display port tx input ? if my input is 4 pixels a clock why a single hsync vsync and de signals are not suffitient?
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
95 Views

if you configure display port TX-pixel input mode to quad, then, tx_vid_clk is a quarter of pixel clock.so you can give low clock but run high pixel clock, that is the purpose of this setting.

Reply