FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6260 Discussions

dynamic termination control

Altera_Forum
Honored Contributor II
‎05-25-2011 02:37 PM
1,154 Views

Hello All, 

I m using quartus 11.I have added "ddr2_sdram" in qsys .System generation got the success.But in quartus compilation-fitter,there is one strange error i m getting: 

 

 

--- Quote Start ---  

"I/O ddr2_deva_mem_dq" has dynamic termination control connected,but does not use parallel termination" 

--- Quote End ---  

 

 

I have no idea regarding this error.What does this mean? 

If any idea about the solution,kindly tell me
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎10-03-2013 04:49 PM
234 Views

Hello, I just got the same message in the 13.1 tools. The help says http://quartushelp.altera.com/13.0/mergedprojects/logicops/logicops/def_dynamic_oct_control_group.htm I have searched the qsf for dynamic_oct_control_group with no results. Which part of the flow takes this assignment?:confused:

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.