FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5949 Discussions

dynamic termination control

Altera_Forum
Honored Contributor II
1,030 Views

Hello All, 

I m using quartus 11.I have added "ddr2_sdram" in qsys .System generation got the success.But in quartus compilation-fitter,there is one strange error i m getting: 

 

 

--- Quote Start ---  

"I/O ddr2_deva_mem_dq" has dynamic termination control connected,but does not use parallel termination" 

--- Quote End ---  

 

 

I have no idea regarding this error.What does this mean? 

If any idea about the solution,kindly tell me
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
110 Views

Hello, I just got the same message in the 13.1 tools. The help says http://quartushelp.altera.com/13.0/mergedprojects/logicops/logicops/def_dynamic_oct_control_group.ht... I have searched the qsf for dynamic_oct_control_group with no results. Which part of the flow takes this assignment?:confused:

Reply