error simulating 10GbE MAC IP

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

error simulating 10GbE MAC IP

963 Views

Hi,

I am trying to simulate 10GbE MAC IP. I am using Megawizard mode and write my own avalon-mm master to communicate to the IP.

I am using Quartus II 11.0/11.1. I got the following error while trying to simulate my 10GbE IP based design.

# ** Error: (vlog-7) Failed to open design unit file "C:/FPGA_work/example_design_v11_0/eth_10g.vo" in read mode.# No such file or directory. (errno = ENOENT)# ** Error: C:/altera/10.0/modelsim_ase/win32aloem/vlog failed.# Error in macro ./example_design_v11_0_run_msim_rtl_verilog.do line 8

How to generate .vo file using Quartus, I believe this file is automatically generated, as in TSE IP when we select to generate simulation model but there is no such parameter in this IP?

How to do simulation with 10GbE MAC IP design?

Regards,

sawaak

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.