FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6443 Discussions

ethernet_100g_loopback_off

Vamsi_21
New Contributor I
5,383 Views

Hi,

I have generated a low latency 100g design example by following the guide below:
https://www.intel.com/content/www/us/en/docs/programmable/683371/16-1/quick-start-guide.html

I tested the serial loopback on the development board, I was able to see the Rx and Tx stats.
But when i wanted to disable the loopback , i made the loop_off in the .tcl scripts and tested on the development board but it was still showing Rx and Tx stats.

Name of the board: ARRIA10 GX development board
Device: 10AX115S2F45I1SG

Below,  I am sharing the .qar of the design and the system console window output when the loop_off is done in the tcl scripts.


Labels (1)
0 Kudos
21 Replies
KhaiChein_Y_Intel
341 Views

Hi,

We do not receive any response from you to the previous question. This thread will be transitioned to community support. 

If you have a new question, feel free to open a new thread to get the support from Intel experts. 

Otherwise, the community users will continue to help you on this thread. 

Thank you.


Best regards,

Khai


0 Kudos
Reply