Community
cancel
Showing results for 
Search instead for 
Did you mean: 
Highlighted
Beginner
1,744 Views

hi i have generated the esram ip from ip catalog and am trying to simulate the ip but am unable to get the output clock and locked signal

can anyone help me out with this

0 Kudos
4 Replies
Highlighted
2 Views

Hi,

 

Can you share more information?

Version of tools and Full name of the IP used in you design with simulation images.

If possible do share project files.

 

Regards

Anand

0 Kudos
Highlighted
Beginner
2 Views

Hi Raj

 

am using 18.1 quartus tool and IP name is "ESRAM" here am attaching the project files and the simulation waveform capture,while generating the IP core i configured the 'refclk' as 100Mhz and output clk as 500Mhz but when am trying to drive the reflck from the testbbench am able to get the refernce clk but am unable to generate the output core clk and lock signal , is there anything i have to drive from the testbench??snapshot1.png

 

Abhishek

0 Kudos
Highlighted
Beginner
2 Views

hi few points to add

am using stratix 10 MX board

0 Kudos
Highlighted
Beginner
2 Views

Hi Raj is there any updated info regarding the "esram ipcore" ,we need simulation to be tested for our further integration.Could you please give me some info regarding the issue ASAP.

 

Regards

Abhishek

0 Kudos