FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

how to solve this below mentioned error?

sbala31
Beginner
‎02-21-2020 10:04 AM
838 Views

how to solve this below mentioned error?

I am simulating PCIE IP (Arria V) in questa sim . I have compiled the altera libraries along with design and testbench files but while simulating I am getting this error recompile work.pcie_avalon_mm_tb because sv_std.std has changed.

Note: Note : I have included the libraries while simulating. (vsim -L lpm_ver -L arriav_pcie_hip_ver -L altera_ver -L altera_lnsim_ver -L sgate_ver -L arriav_ver -L arriav_hssi_ver -L altera_mf_ver -novopt work.tb_top -l sim.log)

Preview file
218 KB
0 Kudos

Link Copied

1 Reply
SengKok_L_Intel
Moderator
‎02-24-2020 08:13 AM
715 Views

Hi,

 

I ran the Questasim simulation by using v19.1std, and don't observe the similar error. What is the PCie configuration that you are using? Are you running the simulation script from /simulation/mentor/msim_setup.tcl?

 

Regards -SK Lim

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.