PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
Success! Subscription added.
Success! Subscription removed.
Sorry, you must verify to complete this action. Please click the verification link in your email. You may re-send via your
profile.
When there is an interrupter, I'm getting multiple PICe interrupts from Jungo driver until it gets the interrupt serviced. Does anyone know if PCIe Hard IP generates continuous interrupt TLP packets to PC when RxmIrq_i is asserted? Or does PCIe Hard IP generates only one interrupt TLP packet to PC? Thanks in advance. K.
I think PCIe Hard IP generates only one interrupt TLP packet to PC.
You are getting multiple PICe interrupts from Jungo driver until it gets the interrupt serviced, could it be from the previous interrupt which is not being serviced and cleared.
