FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6376 Discussions

receiving trs problem in hd_sdi

Altera_Forum
Honored Contributor II
1,044 Views

am having problem while receiving trs from the receiver side .while transmitting am sending the packets in correct formate as "fffff" "00000" "00000" "xyz" " data " and then spacing of tx_trs is also correct . so please clarify it . please see the attachment for the sequence .

0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
338 Views

Form a CLEAR and REASONABLE question if You want to ask something. It's hard to find out what do You need.

0 Kudos
Altera_Forum
Honored Contributor II
338 Views

As mentioned, difficult to see what you want, but in your picture your signal tx_sdi_rx signal (or similar name, can't remember) is "U" which without further information looks like it would be your rx input pin, so you've not got anything connected to it!

0 Kudos
Reply