FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5881 Discussions

receiving trs problem in hd_sdi

Altera_Forum
Honored Contributor II
769 Views

am having problem while receiving trs from the receiver side .while transmitting am sending the packets in correct formate as "fffff" "00000" "00000" "xyz" " data " and then spacing of tx_trs is also correct . so please clarify it . please see the attachment for the sequence .

0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
63 Views

Form a CLEAR and REASONABLE question if You want to ask something. It's hard to find out what do You need.

Altera_Forum
Honored Contributor II
63 Views

As mentioned, difficult to see what you want, but in your picture your signal tx_sdi_rx signal (or similar name, can't remember) is "U" which without further information looks like it would be your rx input pin, so you've not got anything connected to it!

Reply